

a¹ input data sync signal 102 is input, and the selector 121 selects the output of the multiplier 111. In other cases, the selector 121 selects the output of the selector 124. The output of the selector 121 is compared with $LxM-1$ by the comparator 123. The selector 124 receives the output of the subtracter 122 which subtracts $LxM-1$ from the output of the selector 121, and the output of the selector 121. When the comparator 123 decides that the output of the selector 121 is equal to or larger than $LxM-1$, the selector 124 selects the output of the subtracter 122. In other cases, the selector 124 selects the output of the selector 121. The output of the selector 124 is inputted to the register 113. In this way, when the input to the overflow processing unit 140 exceeds $LxM-1$, the overflow processing unit 140 repeats subtraction of $LxM-1$ from the input to keep the value equal to or smaller than $LxM-1$.

Page 51, second paragraph, replace with the following:

a² At time t_{23} , when the selector 121 selects the output value "50" from the multiplier 111, the selector 124 selects the output of the subtracter 122 according to the decision of the comparator

a² 123 and outputs a value "31" (= 50-19). The selector 126 selects this value and inputs it to the register 113. Further, the selector 128 selects the output of the register 113 and inputs its value "10" to the register 127.

Page 52, third paragraph, replace with the following:

a³ Since the selector 128 inputs the output value "10" from the selector 128 to the register 127, this value "10" is retained.

Page 78, fifth paragraph to Page 79, paragraph continued, replace with the following:

a⁴ The selector 21 is given the output of the overflow processing unit 40 (output of the multiplier 11) and the output of the selector 24. When the input data corresponds to the head of the block and the head input data sync signal 2 is inputted, the selector 21 selects the output of the multiplier 11. In other cases, the selector 21 selects the output of the selector 24. The

a4
output of the selector 21 is compared with $LxM-1$ by the comparator 23. The selector 24 receives the output of the subtracter 22 which subtracts $LxM-1$ from the output of the selector 21, and the output of the selector 21. When the comparator 23 decides that the output of the selector 21 is equal to or larger than $LxM-1$, the selector 24 selects the output of the subtracter 22. In other cases, the selector 24 selects the output of the selector 21. The output of the selector 24 is inputted to the register 13. In this way, when the input to the overflow processing unit 40 exceeds $LxM-1$, the overflow processing unit 40 repeats subtraction of $LxM-1$ from the input to make the input value equal to or smaller than $LxM-1$.

Page 86, third paragraph, replace with the following:

a5
Since the selector 28 inputs the output value "13" from the selector 28 to the register 27, this value "13" is retained.
